It is clk_sys. The "roughly" is because the individual DMA transfers may be delayed by bus contention, other DMA transactions in the queue etc. But the triggering will be at an exact multiple of clk_sys.
Statistics: Posted by arg001 — Thu Jul 04, 2024 8:34 am